) switching and generation for low-voltage NAND flash memories, this paper describes a switch, row decoder, and charge-pump circuit. The proposed nMOS switch is composed of only intrinsic high-voltage transistors without channel implantation, which realizes both reduction of the minimum operating voltage and elimination of the leakage current. The proposed row decoder scheme is described in which all blocks are in selected state in standby so as to prevent standby current from flowing through the proposed switches in the row decoder. A merged charge-pump scheme generates a plurality of voltage levels with an individually optimized efficiency, which reduces circuit area in comparison with the conventional scheme that requires a separate charge-pump circuit for each voltage level. The proposed circuits were implemented on an experimental NAND flash memory. The charge pump and switch successfully operated at a supply voltage of 1.8 V with a standby current of 10 A. The proposed pump scheme reduced the area required for charge-pump circuits by 40%.
I. INTRODUCTION
Because of their low power consumption and nonvolatility, flash memories [1] have been utilized in handheld digital equipment such as personal cellphones and digital still cameras. In particular, NAND flash memories [2] , [3] , which realize low bit cost and high program throughput, are widely mounted on several kinds of memory cards for file storage applications. Due to improvement of energy density of the lithium-ion secondary batteries and low power consumption of LSIs, the battery life of digital equipment is prolonged. For lower power consumption, the supply voltage of memories and logic LSIs continues to be lowered. The supply voltage of flash memories is also required to be lowered for the compatibility with that of the other memories and logic LSIs. Recently, a 1.8 V-only NOR flash memory [4] , [5] and circuit techniques for low-voltage NOR flash memories [6] , [7] have been presented. A 1.8 V-only or 1.5 V-only NAND flash memory will also be required along with the voltage reduction trend in the near future. Fig. 1 shows a block diagram of a single power supply NAND flash memory. One of the key issues for low-voltage NAND flash memories is the program disturb problem because the immunity to the program disturb depends greatly on the supply voltage. In [8] , a circuit technique has been proposed for high immunity to the disturb with low power consumption. Another key issue for low-voltage NAND flash memory is high-voltage ( ) generation and switching. Charge-pump circuits [9] generate high Manuscript received April 6, 2001 ; revised August 24, 2001. The authors are with Semiconductor Company, Toshiba Corporation, Yokohama 247-8585, Japan (e-mail: tooru.tanzawa@toshiba.co.jp).
Publisher Item Identifier S 0018-9200(02)00126-9. voltages for programming or erasing on chip. switch circuits switch these high voltages into memory cell array via row decoder. Focusing on internal high-voltage ( ) switching and generation for low-voltage NAND flash memories, this paper describes a switch, row decoder, and charge-pump circuit. Section II proposes a switch composed of only intrinsic high-voltage transistors without channel implantation, which virtually eliminates leakage current from , reduces the maximum voltage applied to the gate of the switching transistor and operates at a of 1.4 V. In Section III, a row decoder scheme is described in which all blocks are in selected state in standby so as to prevent standby current from flowing through the switches in the row decoder. In Section IV, we discuss a merged charge-pump scheme for a plurality of voltage levels with an individually optimized efficiency, which reduces circuit area in comparison with the conventional scheme that requires a separate charge-pump circuit for each voltage level. Section V deals with the experimental results for the proposed circuits, which were implemented on a NAND flash test device. Fig. 2 illustrates a conventional nMOS switch composed of only high-voltage nMOSFETs used in flash memories [10] , [11] . Unlike CMOS switches with large parasitic capacitance of n-well for pMOSFETs, this nMOS-only switch has small gate, junction, and wiring capacitance, resulting in low power consumption and short charging time. However, this switch also has a disadvantage in that the minimum operating supply voltage is mainly limited by a threshold voltage of an enhancement transistor which prevents the leakage current from flowing in the switch during the inactive state. A diode-connected intrinsic transistor without channel implantation is used to improve the positive-feedback efficiency of the booster when selected for operation. and , respectively, present the enhancement and intrinsic transistor 0018-9200/02$17.00 © 2002 IEEE at a back bias of . Therefore, the minimum operating supply voltage is given by (2) In the case of a of 18 V, of 1.7 V and of 0.7 V at a back bias of 18 V, the minimum operating supply voltage and the maximum voltage for the switching gate are, respectively, 2.4 and 19.7 V. Thus, raises the and the maximum in the conventional swich. Fig . 3 shows dependence of the leakage current and the minimum operating supply voltage on the threshold voltage of the enhancement transistor for the conventional switch. When the switch is selected for switching, the positive-feedback efficiency will improve and the minimum will be reduced. For 1.8-V operation, the threshold voltage of the enhancement transistor for the conventional switch have to be less than 0.5 V. In order to have a sufficient voltage margin for 1.8-V operation, the switching transistor should be an intrinsic transistor with a threshold voltage of approximately 0.2 V. However, when the switch is unselected for switching, unallowable leakage current will flow from internally generated . In this case, the leakage current is estimated to be of the order of 100 A for 1K switches in a 64-Mb NAND flash memory. This is the same as an output current of the charge-pump circuit. Therefore, a low-voltage nMOS switch is required to overcome two contradictory constraints, that is, reduction of the minimum and elimination of the standby current. Fig. 4 illustrates the proposed nMOS switch. All of the high-voltage transistors used in the switch are intrinsic ones. Instead of the enhancement transistor in the conventional switch, three intrinsic transistors are used. In selected state, the input signal turns to high. When the switch is used in the row decoder, the signal is a block selection signal. The transferred voltage suffers a loss of only in the proposed switch, whereas the loss is in the conventional one. In the proposed switch, in (2) changes so that the improves to (3) In the case of a of 18 V, of 1.7 V and of 0.7 V at a back bias of 18 V, the minimum operating supply voltage and the maximum voltage for the switching gate are reduced by 1 V respectively and are, respectively, 1.4 V and 18.7 V. to prevent the leakage current from . Thus, the transfer transistors are cut off by negative gate-to-source voltages. The bias transistors leak current from instead of . Therefore, there is no leakage in the proposed switch. As a result, the proposed switch realizes both reduction of the minimum and elimination of leakage current. The signal is a global signal, which is commonly used for all the switches in the row decoder. In the period , the gate voltage is increased to approximately through for the selected switch, whereas is fixed at 0 V through for the unselected switch. Compared with the conventional switch, one of the disadvantages of the proposed switch is relatively large area penalty. However, because the capacitor occupies about half of the circuit area, the additional transistors increase the circuit area by about 10%, resulting in a chip size overhead of less than 1%. The other disadvantage is leakage current flowing from , which increases the operation current. However, the operation current in read, program, or erase mode of approximately 10 mA increases only by 1%. Therefore, the drawbacks are sufficiently small in reality. Fig. 6 illustrates the conventional row decoder. Table I shows the conventional bias condition of NAND flash cells. In the conventional row decoder, all block selection signals (BAms) ( for a 64-Mb NAND flash memory) have been set to low in standby. In this case, when the proposed switches are used in the row decoder, an unallowable standby current of the order of 10 A will flow in the boosters. In addition, the wordlines of the memory cell transistors will be in floating state in standby.
II. NMOS SWITCH

III. ROW DECODER
As illustrated in Fig. 7 , in the proposed row decoder, all blocks are in selected state independent of a block address in standby, resulting in no standby current. Table II shows the bias condition for the proposed row decoder. All the wordlines are grounded through global wordlines in standby. In active mode with high, blocks are unselected except for a selected block. After that, the clock CLK boosts the gates of transfer transistors in the selected block and connects the wordlines with the global wordlines. Thus, the combination of the proposed booster and all-block-selection-in-standby scheme makes it possible to eliminate both the standby and leak. In erase mode, all the wordlines in unselected blocks have to be in floating state for self-boosting, so that the global wordlines are biased to 1 V and the transfer gates are cut off. Thus, the proposed row decoder and the switch require only intrinsic transistors without channel implantation, not enhancement and depletion transistors, which eliminates the process steps and achieves low-cost, low-voltage NAND flash memories.
IV. CHARGE-PUMP CIRCUIT
Another serious problem with a low-voltage flash memory is that the area efficiency of charge-pump circuits is drastically degraded with lowering. As discussed in [12] , the area for charge-pump circuits in a single low-voltage flash memory will drastically increase with approximately for a constant charging time (Fig. 8) .
In the NAND flash case, four kinds of charge-pump circuit are required: 4.5-V pump for unselected wordlines in read opera- tion, 10-V pump for unselected wordlines in program operation, and two 18-V pumps for p-well in erase operation and for selected wordline in program operation. In the conventional NAND flash memory, these charge-pump circuits are separated. As a result, the area efficiency of charge-pump circuits has been significantly low. The proposed charge pumps are merged into one, replacing three kinds of charge pump, and operate with individually optimized efficiency for different operational modes. Fig. 9 illustrates the proposed charge-pump configuration, which is based on the conventional pump proposed in [13] , and to which only several logic circuits and PC2 switches are added. For simplicity, the figure shows the charge-pump circuit which outputs 4.5 V with two pumps in read operation and 10 V with a single pump in program operation. In read operation with high and low, the charge pump is organized into two two-stage charge pumps connected in parallel with high efficiency. On the other hand, in program operation with high and low, the charge pump is reorganized into a four-stage charge pump. By adding a few additional circuits, the proposed charge pump reduces the number of PC1 elements to only four. Capacitors in the PC1 elements occupy most of the circuit area and thus the additional PC2 switches lead to a less than 10% increase in the circuit area. As a result, the proposed pump scheme reduces the area required for charge-pump circuits in a NAND flash chip. In the charge-pump circuit, all the high-voltage transistors and capacitors are also intrinsic ones.
V. MEASURED RESULTS
The proposed circuits were implemented on an experimental 64-Mb NAND flash memory (Fig. 10) . The chip was fabricated in a 0.4-m shallow trench isolation [14] , p-substrate double-well CMOS double-polysilicon single-metal technology. All the high-voltage transistors and capacitors are intrinsic ones. Fig. 11 shows measured waveforms at a of 1.8 V. The proposed charge-pump circuit and the row decoder with the proposed nMOS switch successfully operated in active mode. A standby current of 10 A at 85 C was measured. The merged charge pump was configured as a series-connected 20-stage pump for a p-well erasing voltage of 18 V in erase mode, as two ten-stage pumps for an unselected wordline voltage of 10 V in program mode, and as five four-stage pumps for an unselected wordline voltage of 4.5 V in read mode for a 1.8-V operation. These optimum number of stages are easily calculated by the formula given in [12] . As a result, the proposed pump scheme reduced the area required for charge-pump circuits in the NAND flash chip by 40% and reduced the area penalty for the charge-pump circuits to only 3.5%, as shown in Fig. 8 .
VI. CONCLUSION
Three low-voltage circuit techniques using only intrinsic high-voltage transistors for high-voltage generation and switching have been successfully developed to realize a 1.8-V-only NAND flash memory eliminating fabrication steps for enhancement-and depletion-channel implantation. The proposed nMOS switch can operate at a of 1.4 V and reduce the maximum voltage by 1.0 V. The row decoder with the proposed nMOS switch and all-block-selection-in-standby scheme eliminates the increase in standby current. The merged charge pump reduces the area increase by 40%. High-speed readout and low power write/erase schemes also require novel architectures and circuits for a higher speed, lower power, and lower voltage NAND flash memory.
